COMP 122



8-27-23

ASSEMBLY Programming

Lab Basics

Dr Jeff Drobman





Index




- ♣Lab list → slide 4
- ❖ Key slides → slide 5
- ❖Tools: SDK/IDE → slide 14
- ❖Platforms → slide 22
- ❖MIPS-MARS → slide 31
- **♦** ARM Sim → slide 49
- ❖CECS Labs → slide 62
- ❖GNU (gcc) → slide 65
- ❖ Eclipse → slide 69
- ♦ Misc IDE's → slide 74



Digital Systems







Lab Programs



- "Hello World": I/O in MIPS & ARM
- 2. Number systems and radix conversion
- 3. BCD on LED
- 4. Moving data (memory \leftarrow GR \leftarrow FPU \leftarrow CP0)
- 5. "Hello World" extended: loops, macros, functions/subroutines
- 6. Computation 1: Fibonacci (add, overflow)
- 7. Computation 2: Factorials (mult, overflow)
- 8. Bit-wise operations (bit masks, shifts); example: tic-tac-toe
- 9. Interrupt/Exception handler
- 10. Project 1: LED (MMIO, delay loops, speed slider)
- 11. Project 2: ISA design (logic design & sim new instructions)

2	3	3	3	3	3	3	5	5	7	8
LAB	Proj	Proj								
1	2	3	4	5	6	7	8	9	1	2



Section



Key Slides


- Instruction Formats/Classes
- **❖** Numbers
- **❖** ASCII Codes



Instruction Formats









Baseline Instruction Set



Rev Jan 2021

Computation

- **❖** ALU
 - ADD
 - SUB
 - AND
 - OR
 - XOR
 - NOT
- ❖ MULT/DIV [opt]
- ❖ BIT
 - SET/CLR
 - TEST
- COMPARE
 - CMP
- **❖** SHIFT
 - SHIFT (A, L)
 - ROTATE

Memory

- ❖ Reg-Reg
 - MOV
- ❖ Reg-Mem
 - LOAD
 - STORE
 - MOV
- Mem-Mem
 - MOV
- Stack
 - PUSH
 - POP

Program Control

- **❖** JUMP
 - JUMP/GOTO
- **❖** BRANCH
 - BRA
 - BRCC
 - LOOP
- CALL
 - CALL/CALR/JAL
 - RET/RETFIE
- **❖** NOP

System Control

- Reset
 - RESET
- Power
 - SLEEP/HALT

1/0

- ***** I/O
 - IN
 - OUT
- Mem Mapped
 - MOV PORT
 - LOAD/STORE



Ordinals



COMP122

Technical ordinals

10^(-24) yacto 10^(-21) zepto 10^(-18) atto 10^(-15) femto 10^(-12) pico 10^(-9) nano 10^(-6) micro 10^(-3) milli 10^(-2) centi 10^(-1) deci 10^(+1) deka 10^(+2) hecto 10^(+3)/2^(10) kilo 10^(+6)/2^(20) mega 10^(+9)/2^(30) giga 10^(+12)/2^(40) tera 10^(+15)/2^(50) peta 10^(+18)/2^(60) exa 10^(+21)/2^(70) zetta 10^(+24)/2^(80) yotta

10^(29)/2^(100) geo

Gazillions

10^(+6) million
10^(+9) billion
10^(+12) trillion
10^(+15) quadrillion
10^(+18) quintillion
10^(+21) sexillion
10^(+24) septillion
10^(+27) octillion
10^(+30) nonillion
10^(+33) decillion
10^(+36) undecillion
10^(+39) duodecillion
10^(+42) tredecillion
10^(+45) quattuordecillion
10^(+48) quindecillion
10^(+51) sexdecillion
10^(+54) septendecillion
10^(+57) octodecillion
10^(+60) novemdecillion
10^(+63) vigintillion
10^(+100) googol
10^(+303) centillion
10^(10^(+100))
googolplex
J J

Ordin al	Power of 2	Power of 10	Actual
1K	2 ¹⁰	10 ³	1024
1M	2 ²⁰	10 ⁶	1,048,576
1G	2 ³⁰	10 ⁹	1.074x10 ⁹
1T	2 ⁴⁰	10^{12}	1.0995x10 ¹²

Name	2 ⁿ	M/G	Actual
byte	2 ⁸		256
short	2 ¹⁶	64K	65,536
word	2 ³²	4B	4.3x10 ⁹
long	2 ⁶⁴	16 Q	1.84x10 ¹⁹
IPv6	2 ¹²⁸	340 uD	$3.4x10^{38}$



GiB/TiB Ordinals



Decimal	Abbreviation	Value	Binary term	Abbreviation	Value	% Larger
kilobyte	KB	10 ³	kibibyte	KiB	2 ¹⁰	2%
megabyte	МВ	10 ⁶	mebibyte	MiB	2 ²⁰	5%
gigabyte	GB	10 ⁹	gibibyte	GiB	2 ³⁰	7%
terabyte	ТВ	10 ¹²	tebibyte	TiB	2 ⁴⁰	10%
petabyte	РВ	10 ¹⁵	pebibyte	PiB	2 ⁵⁰	13%
exabyte	EB	10 ¹⁸	exbibyte	EiB	2 ⁶⁰	15%
zettabyte	ZB	10 ²¹	zebibyte	ZiB	2 ⁷⁰	18%
yottabyte	YB	10 ²⁴	yobibyte	YiB	280	21%

Actual 1024 1,048,576 1.074x10⁹ 1.0995x10¹²



ASCII Codes- Letters



Table 1-3 ASCII Conversion Chart for Letters

Table 1-3	ASCII Conversio	on Chart lor	Letters
Hex	Character	Hex	Character
41	Α	61	а
42	В	62	b
43	С	63	С
44	D	64	d
45	E	65	е
46	F	66	f
47	G	67	g
48	Н	68	h
49	1	69	i
4a	J	6a	j
4b	K	6b	k
4c	L	6c	I
4d	М	6d	m
4e	N	6e	n
4f	0	6f	0
50	Р	70	р


1963



ASCII Codes- 7-bit



COMP122



IANA encourages use of the name "US-ASCII" for Internet uses of ASCII



Old Mac Char Codes



COMP122

Seco	nd							First	digit					16-	bit	
digit	0	1	2	3	4	5	6	7	8	9	A	В	С	D	Ε	F
0	NUL	DLE	space	_	@	P	`	p	Ä	ê	†	00	i	-		
1	SOH	DC1		1	A	Q	a	q	Å	ë	•	±	i	_		
2	STX	DC2		2	В	R	b	r	Ç	í	¢	4	7	66		
3	ETX	DC3	#	3	C	S	C	5	É	ì	£	2	1	22		
4	EOT	DC4	\$	4	D	T	d	t	Ñ	î	8	¥	f	£		
5	ENQ	NAK	%	5	E	U	e	u	Ö	ï	•	Ц	~	,		
6	ACK	SYN	8	6	F	V	f	V	Ü	ñ	q	6	Δ	÷		
7	BEL	ETB		7	G	W	g	W	á	ó	ß	Σ	«	0		
8	BS	CAN	(8	Н	X	h	X	à	ò	®	П	>>	ÿ		
9	нт	EM)	9	1	Υ	i	У	â	ô	©	Π				
A	LF	SUB	*	:	J	Z	j	Z	ä	Ö	тм	ſ				
В	VT	ESC	+	;	K	[k	{	ã	õ	'	ā	À			
С	FF	FS	,	<	L	1	1	I	å	ú		Q	Ã			
D	CR	GS	-	=	M]	m	}	Ç	ù	#	Ω	Õ			
E	so	RS		>	N	^	n	~	é	û	Æ	æ	Œ			
F	SI	US	1	?	0	_	0	DEL	è	ü	Ø	Ø	œ			

unique special chars

- stands for a nonbreaking space, the same width as a digit.

The shaded characters cannot normally be generated from the Macintosh keyboard or keypad.

Figure 1. Macintosh Character Set



COMP122

MS Windows (1252)



-	ļ	1	Α	Q	a	a	NOTUSED	•	•	<u>+</u>	Á	Ñ	á	ñ
1	- 33	49	. 65	Q 81	- 4 - 97	q	NOTUSED 129	145	161	177	193		225	241
2	34	2	B	R	b	r	9	146	¢	2	Â	Ò	â	Ò
3	#	3	C	S	C	S	f	147.	£	3	à 195	Ó	ã	Ó 243
4	\$	4	D	T	d	t	,,	"	¤	•	Ä	Ô	ä	ô
5	%	5	Ē	U	e	u	132	- 148	¥	μ	Å	Õ	å	õ
6	&	6	F	\mathbf{V}	f	V	†	149	165	¶	Æ	Ö	æ	ö
7	38	7	G	W	g	W	‡	150	§	- 182	Ç	×	ç	246 •
8	39	8	H	X	h	X	^	~	167	183	È	Ø	è	Ø
9)	9	I	\mathbf{Y}	i i	y	% 0	152 TM	©	184 1	É	Ù	é	ù
A	*		J	Z	i 1	Z	Š	Š	<u>a</u>	Q	Ê	Ú	ê	ú
В	+	58 •	K		k	{	138 <	>	—170 ≪	>> >>	Ë	$\hat{\mathbf{U}}$	ë	û
С	43 •	- S9	L	91	107	123	Œ	æ	171 ¬	1/4	Ì	Ü	ì	ü
D	- 44	=	M	92	m	}	140 NOTUSED	156 HOTUSED	172 SHY	1/2	Í	$\hat{\mathbf{Y}}$	²³⁶	ý
E	45	>	N	•93	n 109	~	HOTUSED	HOT USED	(R)	3/4	Î	þ	î	þ
F	/	?	O	94	O	126	HOTUSED	Ÿ	174	i,	Ĭ	ß	i	ÿ
	. 47	- 63	79	95	111	127	143	159	175	191	207	223	239	255



Lab



Software Dev Tools



Software Tool Chain






Figure 7.1.1: The process that produces an executable file (COD Figure A.1.1).

An assembler translates a file of assembly language into an object file, which is linked with other files and libraries into an executable file.

Multiple Source files

Object Source Assembler file file Object Source Executable Assembler Linker file file Source Object Program Assembler file file library



Software Tool Chain



Compilers

- Compiled languages (C, C++, C#, VB)
 - ♦ Compile completely: Translate HLL (.c, .h) into ASM (.asm)
- Interpreted languages (Java, Pascal)
 - ♦ Compile incompletely ("JIT") to an "intermediate" language

Assemblers

→ Translate ASM (.asm) into linkable machine code modules ("LM")

Linkers

- ♦ Combine ("link") LM modules into a <u>single "executable"</u> (.exe)
- ♦ Resolve external references
- ♦ Embed calls to dynamic "link libraries" or "frameworks" (.dll files)


Debuggers

- SDK contains Compilers + API (Libraries) + IDE
- ❖ IDE is a development environment w/debugger



IDE + Platforms





PCB

RUN



SDK/IDE



SOFTWARE DEV KIT INTEGERATED DEV ENVIRONMENT

Compiler

- > JDK*
- *Used for **Java** (COMP110)
- **≻** Gcc**

⇔IDE

- jGrasp*
- Eclipse
- > MPlab

❖SDK+IDE

- ➤ MIPS Mars**
- **Used for *Assembler* (COMP122)
- > ARM sim**
- ➤ MS Visual Studio
- ➤ Apple Xcode



Development Platforms



Design

Software Applications: Development Platforms

- Microsoft
 - \diamond OS = Windows (7, 8, 10)
 - ♦ API = .NET Framework
 - ♦ SDK/IDE = Visual Studio Cross Platform
 - ♦ Languages = .NET versions of VB, C#, C++, Java
- □ Apple
 - \diamond OS = Mac OS X, iOS (mobile)
 - ♦ API = Xcode (Cocoa Touch)
 - \Leftrightarrow SDK/IDE = **Xcode**
- ☐ Google
 - \diamond OS = Android
 - ♦ API = Android
 - ♦ SDK/IDE = Android



SDK/IDE



COMPILER - ASSEMBLER

*	SDK = IDE + Compiler (for C/C++)
	Eclipse
	Gnu gcc (Gnu C compiler)
	Windows
	■ Pi (MinGW)
	MIPS MARS (assembler+simulator)
	ARM Sim
	Others (misc)
	MS Visual Studio
	■ IAR



Dev Boards



POPULAR DEVELOPMENT BOARDS





SoCKit Development Kit

The SoCKit Development Kit presents a robust hardware design platform built around the Altera System-on-Chip (SoC) FPGA, which combines the latest dual-core Cortex-A9 embedded cores with industry-leading programmable logic for ultimate design flexibility



MAX1000 IOT Maker Board

For engineers designing compact smart solutions for the IoT market, this FPGA IoT Maker Board is an excellent tool to speed up the development process and enter the market with a high-performance, reliable product.



Google Coral Dev Board

The Coral Dev Board is now in-stock and available for free 1-day shipping at Arrow.com. Prototype, scale, and deploy with more flexibility using the Coral Dev Board and accessories with Google.



Software



Platforms



Software Platforms



Standalone Applications

- Native
 - Desktop
 - Mobil apps (phone/tablet)
- ☐ Web
 - Client ("Front end" via browser)
 - Server ("Back end")

* Embedded Control

- Appliances
- ☐ Cars/airplanes
- ☐ Phones/tablets
 - > iOS
 - Android
- ☐ Computer Peripherals
 - Storage devices
 - Printers



App Types



❖ NATIVE

- ♦ Runs directly on the device/computer on its OS
 - Computer (desktop or laptop)
 - Mobile (phone or tablet)

❖ WEB

Mobile Web Apps

redesigned <u>websites</u> for display on *mobile devices* (phones, tablets) that include applications ("Web Apps")



Standalone Platforms





- Standalone Applications
 - Native
 - Desktop
 - Universal ("Office")
 - Specialized <- THIS CLASS
 - Mobil apps (phone/tablet)
 - ☐ Web
 - Client ("Front end" via browser)
 - Desktop
 - Mobil
 - Server ("Back end")







Running/Debugging



SOFTWARE

INDIE APPDEVELOPER
© Jeff Drobman

2016-2023

COMP122

Embedded Systems

SIMULATOR

SOFTWARE

PC

- ☐ Debugger runtime environment in (IDE)
- ☐ Breakpoints
- Watch variables
- ☐ Target device selection
 - PC
 - Phone/tablet
 - Board



ARM Sim

EMULATOR

Substitute HARDWARE

PCB

- ☐ ICE (in-circuit)
 - Pods
 - Breakpoints
 - Trace triggers & buffers
- ☐ Memory (known good)
 - R/W (ROM/RAM)
 - Wait states

HARDWARE

Actual HARDWARE PCB

- ☐ Code burned into ROM
- ☐ Working RAM
- ☐ Can use ICE
- ☐ Board bring-up
- ☐ Built-in test
 - JTAG
- ☐ Logic analyzers

Raspberry Pi





COMP122

	<u>CPUlator</u>	MARS 4.5	QtSPIM 9.1.20	ARMSim# 1.91	ARMSim# 2.
No installation required	0	30	×	×	×
Platform	Web browser	Java JRE	Windows, OSX, Linux	.NET 3.0	.NET 3.0
Free	0	0	0	0	0
Open-source	×	0	0	×	×
Editor	0	0	×	×	×
Code completion	0	0	n/a	n/a	n/a
Assembler	GNU	custom	custom	custom	GNU
C or other languages	0	30	×	0	0
Debugger	0	0	0	0	0
Breakpoints	0	0	O	0	0
Single-step	0	0	0	0	0
Reverse step	×	0	×	×	×
Step over function	0	30	×	Ø	0
Step out of function	0	30	×	×	×
Modify registers	0	(except pc)	0	×	30
Modify memory	0	0	0	×	×
Show call stack	0	30	×	ж	×
Runtime calling convention checks	0	30	×	×	×
Data watchpoints	0	30	×	×	×
Instruction sets	MIPS32 r5 MIPS32 r6 ARMv7 Nios II	MIPS32	MIPS32	ARMv5	ARMv5
Self-modifying code	0	0	×	maybe	maybe






Data watchpoints	Ø	×	×	×	30
Instruction sets	MIPS32 r5 MIPS32 r6 ARMv7 Nios II	MIPS32	MIPS32	ARMv5	ARMv5
Self-modifying code	0	Ø	×	maybe	maybe
MMU	30	30	30	30	30
FPU	0	0	O	0	0
Memory model	4 GB flat	5 segments	5 segments	1 segment	1 segment
Maximum usable memory	2042 MB	4+4+4 MB data 4+4 MB code	4+1+0.5 MB data 256+64 KB code	64 KB data 512 MB code	96 KB data 512 MB code
I/O devices	0	0	0	0	0
Terminal	0	0	0	0	0
File I/O	×	Ø	0	0	0
Other devices	0	Ø	ж	0	×
Simulation speed (Minst/second)	13	3	10	2	3







Visual is a highly visual Arm Emulator that makes programming in ARM assembly more accessible. It was created almost specifically to help Computer science student get through the rigorous Introduction to Computer architecture course. Visual strongest positive is perhaps its







Latest News: Arm's Transactional Memory Extension support in gem5

The gem5 simulator is a modular platform for computer-system architecture research, encompassing system-level architecture as well as processor microarchitecture. gem5 is a *community led* project with an <u>open governance</u> model.

gem5 was originally conceived for computer architecture research in academia, but it has grown to be used in computer system design by academia, industry for research, and in teaching.




Lab



X

Change...

MIPS MARS



Windows 10

Mars4_5 Properties

Mars4_5

Executable Jar File (.jar)

F:\CSUN\COMP122

Java(TM) Platform SE ł

3.97 MB (4, 169, 142 bytes)

4.00 MB (4, 194, 304 bytes)

General Details


Type of file:

Opens with:

Location:

Size on disk:

Size:





MARS



MARS (MIPS Assembler and Runtime Simulator)



courses.missouristate.edu



Mac Desktop

https://courses.missouristate.edu/KenVollmar/MARS/download.htm

Download MARS 4.5 software! (Aug. 2014)

Note: Is your MARS text unreadably small? Download and use a new release <u>Java</u>

9, which contains a fix to automatically scale and size AWT and Swing components for High Dots Per Inch (HiDPI) displays on Windows and Linux. <u>Technical details.</u>

MARS features overview: (List of features by version)

- GUI with point-and-click control and integrated editor
- Easily editable register and memory values, similar to a spreadsheet
- · Display values in hexadecimal or decimal
- Command line mode for instructors to test and evaluate many programs easily
- Floating point registers, coprocessor1 and coprocessor2. Standard tool: bitlevel view and edit of 32-bit floating point registers (screenshot).
- Variable-speed single-step execution
- "Tool" utility for MIPS control of simulated devices. Standard tool: Cache performance analysis tool (screenshot).
- Single-step backwards



MARS



COMP122

MARS (MIPS Assembler and Runtime Simulator)

MARS - Mips Assembly and Runtime Simulator

Release 4.5

August 2014

Introduction

MARS, the Mips Assembly and Runtime Simulator, will assemble and simulate the execution of MIPS assembly language programs. It can be used either from a command line or through its integrated development environment (IDE). MARS is written in Java and requires at least Release 1.5 of the J2SE Java Runtime Environment (JRE) to work. It is distributed as an executable JAR file. The MARS home page is http://www.cs.missouristate.edu/MARS/. This document is available for printing there.

As of Release 4.0, MARS assembles and simulates 155 basic instructions of the MIPS-32 instruction set, approximately 370 pseudo-instructions or instruction variations, the 17 syscall functions mainly for console and file I/O defined by SPIM, and an additional 22 syscalls for other uses such as MIDI output, random number generation and more. These are listed in separate help tabs. It supports seven different memory addressing modes for load and store instructions: label, immed, label+immed, (\$reg), label(\$reg), immed(\$reg), and label+immed(\$reg), where immed is an integer up to 32 bits. A setting is available to disallow use of pseudo-instructions and extended instruction formats and memory addressing modes.

Our guiding reference in implementing the instruction set has been Computer Organization and Design, Fourth Edition by Patterson and Hennessy, Elsevier - Morgan Kaufmann, 2009. It summarizes the MIPS-32 instruction set and pseudo-instructions in Figures 3.24 and 3.25 on pages 279-281, with details provided in the text and in Appendix B. MARS Releases 3.2 and above implement all the instructions in Appendix B and those figures except the delay branches from the left column of Figure 3.25. It also implements all the system services (syscalls) and assembler directives documented in Appendix B.




MARS



COMP122

MARS (MIPS Assembler and Runtime Simulator)

Registers






Memory Segments









COMP122

MARS



Memory Map

MARS (MIPS Assembler and Runtime Simulator)







MARS (MIPS Assembler and Runtime Simulator)

Key -

Operand Key for Example Instructions

label, target any textual label any integer register \$t1, \$t2, \$t3 even-numbered floating point register \$f2, \$f4, \$f6 \$f0, \$f1, \$f3 any floating point register \$8 any Coprocessor 0 register condition flag (0 to 7) 1 unsigned 5-bit integer (0 to 31) 10 signed 16-bit integer (-32768 to 32767) -100100 unsigned 16-bit integer (0 to 65535) signed 32-bit integer (-2147483648 to 2147483647) 100000





MARS (MIPS Assembler and Runtime Simulator)

Addr Modes

Load & Store addressing mode, basic instructions

-100(\$t2) sign-extended 16-bit integer added to contents of \$t2

Load & Store addressing modes, pseudo instructions

(\$t2) contents of \$t2

-100 signed 16-bit integer

100 unsigned 16-bit integer

100000 signed 32-bit integer

100(\$t2) zero-extended unsigned 16-bit integer added to contents of \$t2

100000(\$t2) signed 32-bit integer added to contents of \$t2

label 32-bit address of label

label(\$t2) 32-bit address of label added to contents of \$t2

label+100000 32-bit integer added to label's address

label+100000(\$t2) sum of 32-bit integer, label's address, and contents of \$t2





COMP122

A V

tegi \$t1,-100

tne \$11.\$12

MIPS Lab 1

Instruction Set Song

MARS Acknowledgements MIPS License Bugs/Comments

Operand Key for Example Instructions

Directives

Trap if equal to immediate : Trap if \$t1 is equal to sign-extended 16 bit immedia

Tran if greater or equal: Tran if \$11 is greater than or equal to \$12

MARS 4.5 Help

any textual label label, target \$t1, \$t2, \$t3 any integer register

\$f2, \$f4, \$f6 even-numbered floating point register

\$f0, \$f1, \$f3 any floating point register

Basic Instructions Extended (pseudo) Instructions Syscalls Exceptions Macros sltiu \$t1,\$t2,-100 Set less than immediate unsigned: If \$t2 is less than sign-extended 16-bit imme sltu \$t1,\$t2,\$t3 Set less than unsigned: If \$t2 is less than \$t3 using unsigned comparision, then sgrt.d \$f2,\$f4 Square root double precision : Set \$f2 to double-precision floating point square Square root single precision: Set \$f0 to single-precision floating point square sgrt.s \$f0,\$f1 sra \$t1,\$t2,10 Shift right arithmetic: Set \$11 to result of sign-extended shifting \$12 right by Shift right arithmetic variable: Set \$t1 to result of sign-extended shifting \$t2 srav \$t1,\$t2,\$t3 srl \$t1,\$t2,10 Shift right logical: Set \$t1 to result of shifting \$t2 right by number of bits s Shift right logical variable : Set \$t1 to result of shifting \$t2 right by number srlv \$t1,\$t2,\$t3 sub \$t1,\$t2,\$t3 Subtraction with overflow: set \$t1 to (\$t2 minus \$t3) sub.d \$f2,\$f4,\$f6 Floating point subtraction double precision : Set \$f2 to double-precision floating sub.s \$f0,\$f1,\$f3 Floating point subtraction single precision : Set \$f0 to single-precision floating subu \$t1,\$t2,\$t3 Subtraction unsigned without overflow: set \$t1 to (\$t2 minus \$t3), no overflow sw \$t1,-100(\$t2) Store word : Store contents of \$t1 into effective memory word address swc1 \$f1,-100(\$t2) Store word from Coprocesor 1 (FPU): Store 32 bit value in \$f1 to effective memor swl \$t1,-100(\$t2) Store word left: Store high-order 1 to 4 bytes of \$t1 into memory, starting with swr \$t1,-100(\$t2) Store word right: Store low-order 1 to 4 bytes of \$t1 into memory, starting with Issue a system call: Execute the system call specified by value in \$v0 syscall Trap if equal: Trap if \$t1 is equal to \$t2 teq \$t1,\$t2





COMP122

MIPS Lab 1


4	₩			0							
		Basic Instructions	Extended (pseudo) Inst	ructions	Directives	Syscalls	Exceptions	Macros			
	.align	Align next dat	Align next data item on specified byte boundary (0=byte, 1=half, 2=word, 3=double)								
П	.ascii	Store the string in the Data segment but do not add null terminator									
П	.asciiz	Store the string in the Data segment and add null terminator									
П	.byte	Store the listed value(s) as 8 bit bytes									
П	.data	Subsequent items stored in Data segment at next available address									
П	.double	ble Store the listed value(s) as double precision floating point									
П	.end_mad	d_macro End macro definition. See .macro									
eqv Substitute second operand for first. First operand is symbol, second operand is expre						expression (lik					
.extern Declare the listed label and byte length to be a global data field											
Н	.float	Store the list	Store the listed value(s) as single precision floating point								
Н	.globl	Declare the listed label(s) as global to enable referencing from other files									
Н	.half	Store the listed value(s) as 16 bit halfwords on halfword boundary									
П	.include	Insert the cor	Insert the contents of the specified file. Put filename in quotes.								
П	.kdata	Subsequent items stored in Kernel Data segment at next available address									
ktext Subsequent items (instructions) stored in Kernel Text segment at next				t available a	ddress						
<pre>.macro Begin macro definition. See .end_macro .set Set assembler variables. Currently ignored but included f</pre>		Begin macro de	egin macro definition. See .end_macro								
		for SPIM compatability									
space Reserve the next specified number of bytes in Data segment											
text Subsequent items (instructions) stored in Text segment a				at next available address							
	.word	Store the list	ted value(s) as 32 bit	words on wo	rd boundar	y					





MIPS

S Lab 1







COMP122

MIPS Lab 1

Basic Instructions		Extended (pseudo) Instructions Direct		Directives	Syscalls	Exceptions	M
Table of Available Ser	vices						
Service	Code in \$v0 Arguments		Result				
print integer	1	\$a0 = integer to print					
print float 2 S		\$f12 = float to print					
print double 3		\$f12 = double to print					
print string 4		\$a0 = address of null-terminated string to print					
read integer	ead integer 5		\$v0 contains integer read				
read float	6	6 \$f0		\$f0 contains float read			
read double 7			\$f0 o	contains double	read		
read string	8	\$a0 = address of input buffer \$a1 = maximum number of characters to read	See note below table				
sbrk (allocate heap memory)			memory				
exit (terminate execution)	10						
print character 11 \$a0 = character to print		See note below table					





COMP122

MIPS Lab 1

Basic Instructions Extended (pseudo) Instructions

Directives

Syscalls

Exceptions

Macros

.macro, .end_macro,.eqv and .include directives are new in MARS 4.3

Introduction to macros

Patterson and Hennessy define a **macro** as a pattern-matching and replacement facility that provides a simple mechanism to name a frequently used sequence of instructions [1]. This permits the programmer to specify the instruction sequence by invoking the macro. Trequires only one line of code for each use instead of repeatedly typing in the instruction sequence each time. It follows the axiom "de once, use many times," which not only reduces the chance for error but also facilitates program maintenance.

Macros are like procedures (subroutines) in this sense but operate differently than procedures. Procedures in MIPS assembly language follow particular protocols for procedure definition, call and return. Macros operate by substituting the macro body for each use at the of assembly. This substitution is called *macro expansion*. They do not require the protocols and execution overhead of procedures.

As a simple example, you may want to terminate your program from a number of locations. If you are running from the MARS IDE, will use system call 10, exit. The instruction sequence is pretty easy

li \$v0,10 syscall

but still tedious. You can define a macro, let's call it done, to represent this sequence

.macro done
li \$v0,10
syscall
.end_macro

System.exit(0)

then invoke it whenever you wish with the statement

done

Break?






COMP122

MARS (MIPS Assembler and Runtime Simulator)

Tools

MIPS X-Ray - Animation of MIPS Datapath

X-Ray








COMP122

MARS (MIPS Assembler and Runtime Simulator)







Tools

COMP122

MARS (MIPS Assembler and Runtime Simulator)

Name 000 Text Segment to 142 Instruction Counter, Version 1.0 (Felipe Lessa) Bkpt Address Code Basic Source 0x00400020 0x342a0008 ori \$10,\$1,0x00000008 Counting the number of instructions executed 0x00400024 0xad490000 sw \$9,0x00000000(\$10) 14: sw \$t1, (\$t2) #store in memory: heap 0x00400028 0x2402000b addiu \$2,\$0,0x0000000b 16: li \$v0, 11 #print code= Instructions so far: 17 0x0040002c 0x01202020 add \$4,\$9,\$0 17: add \$a0, \$t1, \$zero 0x00400030 0x0000000c syscall 18: syscall R-type: 5 29% 19: lui \$a0, 0x4142 0x00400034 0x3c044142 lui \$4,0x00004142 0x00400038 0x0000000c syscall 20: syscall I-type: 12 70% 0x0040003c 0x00000000 nop 21: nop 0x00400040 0x0000000d break 0x00000000 22: break 0 #System.exit(0) J-type: 0 0% Tool Control Disconnect from MIPS Reset Close 000 Data Segment






Tools

COMP122

MARS (MIPS Assembler and Runtime Simulator)





MIPS Dev Board



COMP122

MIPS Creator CI20

The MIPS Creator CI20 platform is a feature laden MIPS/Imagination Linux and Android development system. It incorporates an Ingenic JZ4780 & SoC which includes a 1.2GHz dual core MIPS32 processor and Imagination PowerVR SGX540 GPU. The CI20 board provides comprehensive connectivity, multimedia capabilities and substantial RAM and flash. CI20 is preloaded with Debian7, and other distros are being packaged to be available for download soon.

CI20 is an open platform with technical manuals, schematics and source code freely downloadable.

CI20 is still available to order for around £65 or \$85.

Getting Started

Beginners Guide

- Which helps answer the questions:
 - · Do I just plug it in?
 - What can I do with it out of the box?
 - What can I plug in and where?
 - · Can I update the software?
 - Where can I get help?
 - · Headless setup
- Troubleshooting guide

Technical Stuff

- What are the specs of the board?
- What SoC does the board use?
- Where can I find board schematics and SoC documentation?

Download Page

- Where do I get the documentation?
- Can I get the schematic?
- Where do I get new software from?
- · Is there source code?



The Ci20 board (V1 Green)

.



The Ci20 board (V1 Purple)

6-



Lab




ARM Sim





COMP122








×

COMP122

tinyurl.com/armsimcsun



ARMSim# Version 2.0.1 (2)

v. 2.0.1

University of Victoria

Produced by:

Dr. Nigel Horspool

Dale Lyons

Dr. Micaela Serra

Bill Bird

Department of Computer Science.

Copyright 2006--2015 University of Victoria.

Simulating ARMv5 instruction architecture with Vector Floating Point support and a Data/Instruction Cache simulation.





tinyurl.com/armsimcsun

ARMSim# version 2.1 for Windows

The files and installation instructions for use on Windows are provided here.

ARMSim# version 2.1 for Linux

The files and installation instructions for use on Linux are provided here.

ARMSim# version 2.1 for Mac OS X

The files and installation instructions for use on Mac OS X are provided here.

NOT available for Mac!



Mac OS X



NOT available for Mac!

2. Current Distribution Status

ARMSIm# version 2..1 s available for Windows. It has been tested on Windows 8.1.

It has been tested on Ubuntu Linux under Mono. The docking windows feature available on Windows does not work on Linux (due to differences in its support for .NET Forms).

It does not yet work on Mac OS X, apparently due to a difference in the way that scrolling text wirdows are implemented in Mono on a Mac OS X system.



Mac OS X



Installing ARMSim# on Mac OS X

Choice #1: Run Windows via Dual Boot or Virtualization Software

If you need to run more Windows applications than just ARMSim#, your easiest route is to install the Windows operating system on your Mac computer. Once Windows is installed, you can follow the instructions provided to Windows users for installing ARMSim#. However you do need to own a licensed copy of Windows.

The possibilities for installing Windows include:

Don't do this!

The possibilities for installing Windows include:

- Use Apple's BootCamp software to configure your Mac computer as a dual-boot machine. Each
 time you power up the computer, you will have a choice as to whether you want to run the Mac
 OS X operating system or the Windows operating system.
- Install virtualization software as an application on Mac OS X. The virtualization software will create a virtual machine into which you can install the Windows operating system.
 - The possible choices for virtualization software include Parallels (from www.parallels.com), QEMU (from www.qemu.org) and Oracle VirtualBox (from www.virtualbox.org).
- Or both of the above ... after using BootCamp to create a dual boot machine, one can also install Parallels under Mac OS X and have the best of both worlds.

Choice #2: Use Mono on Mac OS X

The open source project, Mono, is an implementation of Microsoft's .NET framework. It can be installed as a Mac OS X application and used to execute the code of the ARMSim# application. **Warning!** Mono does not currently provide all the libraries needed by the docking windows feature



Virtual Windows 11 on Mac



I ran Windows 11 on an M1 Mac: Here's my experience

By Shubham Agarwal published 27 days ago

We put Parallels' Windows 11 virtual machine to the test on an M1 Mac Mini to see if it's worth your money.











Windows 11 on a Mac (Image credit: Parallels)




Virtual Windows 11 on Mac



How stable is a Windows 11 virtual machine on an M1 Mac?

Windows 11 on Parallels was remarkably stable for a virtual machine, and that allowed me to use it as my primary workspace.



Windows 11 on a Mac (Image credit: Parallels)

Everything from Windows 11's refreshed animations to resource-intensive multitasking worked as Microsoft intended it to. Plus, it can wake up from sleep





Introducing ARMSim# Version 2.1

1. What is Different?


Version 2.1 is a major re-design of ARMSim# in three main respects:

- Instead of parsing and assembling ARM source code itself, ARMSim# now invokes the Gnu Assembler program as to perform the task.
- Instead of using a set of extended SWI instructions based on the ARM RDI family to perform I/O and other system tasks, a new set known as the Angel SWI instructions has been adopted as the default set.

The undocumented support for scripting has been replaced by an extended set of command-line options.

Each of these

Some tidying u







Angel SWI

Adoption of the Angel Extended SWI Instruction Set

The SWI instruction family previously used by ARMSim# was ad hoc and inconsistent because additional features were added piecemeal. This SWI family is *still supported* and we call it the **Legacy SWI** Family.

However, we encourage everyone to switch to the **Angel SWI** Family instead. The reason to do this is that it opens up the possibility of calling functions in the Standard C Library. Many functions in the C Library make calls to the operating system (typically for file and standard I/O access). The version of the C library distributed by Mentor Graphics uses the Angel SWI instruction to request the special services from an operating system.

A disadvantage of the Angel SWI is that the operations are lower level than those provided in the Legacy SWI set. For example, the Legacy SWI provided the ability to input or output decimal numbers, whereas the Angel SWI supports input and ouput of single characters only. As partial compensation, a file containing code to perform some common operations including I/O of numbers with the Angel SWI has been provided. Alternatively, functions such as printf and scanf in the C Library can be invoked.





COMP122

Angel SWI

Table 1: Summary of Angel SWI Operations

R0	R1 ^a	Description	Operands in Memory (at address provided by R1)
0x01	M	Open a File	Filename address; filename length; file mode
0x02	M	Close a File	File handle
0x05	M	Write to File	File handle; buffer address; number of bytes to write
0x06	M	Read from File	File handle; buffer address; number of bytes to read
0x09	M	Is a TTY?	File handle
0x0A	M	File Seek	File handle; offset from file start
0x0c	M	File Length	File handle
0x0D	M	Temp File Name	Buffer address; unique integer; buffer length
0x0E	M	Remove File	Filename address; filename length
0x0F	M	Rename a File	Filename 1 address; length 1; Filename 2 address; length 2
0x10	1,-0	Execution Time	
0x11	1 - 1	Absolute Time	
0x13	121	Get Error Num	
0x16	A	Get Heap Info	
0x18	Code	Exit Program	

a. M indicates the address of the block of operands in memory; A indicates the address of a four word block of memory to receive a result; Code indicates a termination code for the program.





COMP122

Angel SWI

@ Example of using the Angel SWI operations

		@ omitted code
1dr	R1, =OpenParams	@ parameters block for OPEN
mov	RO, #0x01	@ code number for Open File
swi	0x123456	@ open a text file for input
cmp	RO, #0	
blt	OpenError	@ branch if there was an error
ldr	R1, =ReadParams	
str	RO,[R1]	@ save the file handle into
		@ parameters block for READ
mov	RO, #0x06	@ code number for Read File
swi	0x123456	@ read from the text file
cmp	RO, #0	
bne	ReadError	@ branch if there was an error





Assembly Manual

Table of Contents

Using as

- 1 Overview
 - o 1.1 Structure of this Manual
 - 1.2 The GNU Assembler
 - 1.3 Object File Formats
 - 1.4 Command Line
 - 1.5 Input Files
 - 1.6 Output (Object) File
 - 1.7 Error and Warning Messages
- 2 Command-Line Options
 - 2.1 Enable Listings: -a[cdghlns]
 - o 2.2 -- alternate
 - ∘ 2.3 -D
 - 2.4 Work Faster: -f
 - o 2.5 .include Search Path: -I path
 - 2.6 Difference Tables: -k
 - 2.7 Include Local Symbols: -L
 - 2.8 Configuring listing output: --listing
 - 2.9 Assemble in MRI Compatibility Mode: –м
 - 2.10 Dependency Tracking: --MD
 - 2.11 Output Section Padding
 - 2.12 Name the Object File: -o
 - o 2.13 Join Data and Text Sections: -R
 - 2.14 Display Assembly Statistics: --statistics
 - 2.15 Compatible Output: --traditional-format
 - 2.16 Announce Version: -v
 - 2.17 Control Warnings: -W, --warn, --no-warn, --fatal-warnings
 - 2.18 Generate Object File in Spite of Errors: -z

3 Syntax

- 3.1 Preprocessing
- 3.2 Whitespace
- 3.3 Comments
- 3.4 Symbols
- 3.5 Statements



Lab



CECS IT Labs



CECS Labs



COMP122



Remote Access to CECS Computer Labs



Henry, Emil P <emil.henry@csun.edu>

o: medept-l; ceamdept-l; ecedept-l; compsci-l; ecsstaff-l; msemdept-l

Today at 12:16 PM

Good Afternoon,

I am hoping that all of you are safe and doing well.

HP ZCentral Boost is a product that allows one to be able to connect to one of the workstations in some of the CECS labs, and run software on that workstation. This is similar to Windows Remote Desktop, and replaces a product called Remote Graphics Software (RGS) that some of you might remember. There are a number of software packages that are only licensed to be installed on the machines in the labs, and cannot be installed on personal machines. The Box Share linked below has the instructions and software needed. The software can be installed on Windows, MacOS and LINUX laptops and desktops. Please pass this on to your students.

https://mycsun.box.com/v/HPZCentralBoost

Please let me know if you have any questions. The documentation has an email address (jd-helpdesk@csun.edu) for HP ZCentral Boost and Connect related questions.

Regards,

Emil



CECS Labs



COMP122



Computer Accounts in the CECS Labs



Henry, Emil P <emil.henry@csun.edu>

Today at 12:21 PM

To: medept-l; ecedept-l; ceamdept-l; compsci-l; msemdept-l; ecsstaff-l

Dear Faculty and Staff:

As in the past semesters, students will be able to use their CSUN username and password to log into the computers in the CECS labs. Their campus U: Drive and their CECS Z: drive (COMP100 students will not get the Z: Drive) will both be accessible through their Computer on the Desktop of Windows machines. On the UNIX machines their CECS home directory (Z: Drive) will be available. On the Macs they need to mount their Z: Drives manually through the GUI. In case they do not get their Z: drive, please ask them to call our office at 818-677-3919. Information Systems Group hours are Mon - Thu 7.30 a.m. to 9 p.m., Fri 7.30 a.m. to 5 p.m. and Sat 8.30 a.m. to 4.30 p.m.

Most students use their email address to log into the portal. When they try to log into any machines they should use their username (their initials and a set of numbers : xyz12345). In case the student does not know it, you can find it out by going to the following site.

http://www.csun.edu/account

Click on "Forgot User ID". The combination that seems to work best is the First Name, Last Name and Month and Day of Birth. This should give their usernames.

I would recommend that all students be asked to reset their password at the beginning of the semester so that their account information is current and updated. Also, please note that if the student does not know their password, we (the Information Systems Group) will not be able to reset it. They would have to call the Campus Helpdesk at 818-677-1400. It is open from Mon -Thu 8 a.m. to 8 p.m., Fri. 8 a.m. to 5 p.m. and Sat & Sun 12 p.m. to 5 p.m.

Please note that if the student has never been able to login successfully to a Windows machine in the CECS labs that most likely he/she has never reset their CSUN password. The password can be reset through the Campus Portal, under the Technology Tab.

Best regards,

Emil



Lab



GNU

gcc

- C/C++ (.c/.cpp)
- Asm (.asm)



GNU - MinGW









MinGW Installation Manager Setup Tool

mingw-get version 0.6.2-beta-20131004-1



Written by Keith Marshall
Copyright © 2009-2013, MinGW.org Project
http://mingw.org

This is free software; see the product documentation or source code, for copying and redistribution conditions. There is NO WARRANTY; not even an implied WARRANTY OF MERCHANTABILITY, nor of FITNESS FOR ANY PARTICULAR PURPOSE.

This tool will guide you through the first time setup of the MinGW Installation Manager software (mingw-get) on your computer; additionally, it will offer you the opportunity to install some other common components of the MinGW software distribution.

After first time setup has been completed, you should invoke the MinGW Installation Manager directly, (either the CLI mingw-get.exe variant, or its GUI counterpart, according to your preference), when you wish to add or to remove components, or to upgrade your MinGW software installation.

View Licence

Install

Cancel

Thank you for dow

Spread the Word:





Keep Me Update



1inGW - Minimalist GNU for



ARM GNU-A



COMP122

arm Developer IP PRODUCTS

TOOLS AND SOFTWARE

ARCHITECTURES

INTERNET OF THINGS

COMMUNITY

SUPPORT

DOCUMENTATION

DOWNLOADS Q





Overview

GNU-A ▼

GNU-RM ▼

Architecture Support

Specifications

Downloads

The GNU Toolchain for the Cortex-A Family is a ready-to-use, open source suite of tools for C, C++ and Assembly programming targeting processors from the Arm Cortex-A family and implementing the Arm Approfile architecture.

The toolchain includes the GNU Compiler (GCC) and is available free of charge directly for Windows and Linux operating systems. Follow the links on this page to download the correct version for your development environment.

See the downloaded package's Release Notes (linked from this page) for full installation instructions.

GNU Toolchain for the A-profile Architecture

Version 8.3-2019.03

Released: March 29, 2019



ARM GNU-A



gcc

arm Developer IP PRODUCTS

TOOLS AND SOFTWARE

ARCHITECTURES

INTE

Overview

GNU-A ▼ GNU-RM ▼

Architecture Support

Specification

In this release

Windows (i686-mingw32) hosted cross compilers

AArch32 bare-metal target (arm-eabi)

- o gcc-arm-8.3-2019.03-i686-mingw32-arm-eabi.tar.xz
- gcc-arm-8.3-2019.03-i686-mingw32-arm-eabi.tar.xz.asc

AArch64 bare-metal target (aarch64-elf)

- o gcc-arm-8.3-2019.03-i686-mingw32-aarch64-elf.tar.xz
- gcc-arm-8.3-2019.03-i686-mingw32-aarch64-elf.tar.xz.asc

x86_64 Linux hosted cross compilers

AArch32 bare-metal target (arm-eabi)

- gcc-arm-8.3-2019.03-x86_64-arm-eabi.tar.xz
- o gcc-arm-8.3-2019.03-x86_64-arm-eabi.tar.xz.asc



Lab



Eclipse



Eclipse





Members

Home / IDE

Desktop IDEs


Eclipse is famous for our Java Integrated Development Environment (IDE), but our C/C++ IDE and PHP IDE are pretty cool too. You can easily combine language support and other features into any of our default packages, and the Eclipse Marketplace allows for virtually unlimited customization and extension.



Eclipse



COMP122



Try the Eclipse Installer 2019-06 R

The easiest way to install and update your Eclipse Development Environment.

Find out more

± 2,805,663 Downloads

Download

Mac OS X 64 bit Windows 64 bit Linux 64 bit

Eclipse IDE 2019-06 R Packages



Eclipse IDE for C/C++ Developers

235 MB 340,602 DOWNLOADS

An IDE for C/C++ developers with Mylyn integration.



Windows 64-bit Mac Cocoa 64-bit Linux 64-bit




Eclipse Platform



Eclipse platform overview

The Eclipse platform itself is structured as subsystems which are implemented in one or more plug-ins. The subsystems are built on top of a small runtime engine. The figure below depicts a simplified view.



Workbench

The term *Workbench* refers to the desktop development environment. The Workbench aims to achieve seamless tool integration and controlled openness by providing a common paradigm for the creation, management, and navigation of workspace resources.



Eclipse SDK



Resource - Eclipse SDK File Edit Navigate Search Project Run Window Help Quick Access Resource Project Explorer 🔀 🔡 Outline 🖂 An outline is not available. 🙇 Tasks 🖂 0 items Description 4 III 0 items selected



Lab



MISC IDE'S



IAR COMP122



Boost your skills in embedded development!

Let our experts guide you.



Upcoming IAR Academy course: Efficient programming & advanced debugging

When: November 13-14, 2019

Where: Foster City

This course explores the internals of a compiler and debugger, and provides useful tips and tricks on how to get the most out of your development projects. It focuses on advanced debugging techniques and how to find efficient ways to get rid of bugs.

The course includes two full days of in-depth lectures and hands-on training, course material, and lunch.

During two intensive days of lectures and hands-on training, you will learn about:

- Compiler technology
- · Coding techniques
- Best practices
- Mastering stack and heap
- · Linking applications
- · Efficient and advanced debugging
- Code analysis
- Power debugging on Arm Cortex-M3/M4
- · Power optimization
- Using trace on Arm Cortex-M3/M4