

AMD



Rev 12-5-22

Computer Architecture

x86-64

Dr Jeff Drobman

website drjeffsoftware.com/classroom.html

email <u>jeffrey.drobman@csun.edu</u>







Rev. 3.23—October 2020 =

AMD64 Architecture Programmer's Manual: Volumes 1-5

Overview of the AMD64 Architecture

The AMD64 architecture is a simple yet powerful 64-bit, backward-compatible extension of the industry-standard (legacy) x86 architecture. It adds 64-bit addressing and expands register resources to support higher performance for recompiled 64-bit programs, while supporting legacy 16-bit and 32-bit applications and operating systems without modification or recompilation. It is the architectural basis on which new processors can provide seamless, high-performance support for both the vast body of existing software and 64-bit software required for higher-performance applications.

The need for a 64-bit x86 architecture is driven by applications that address large amounts of virtual and physical memory, such as high-performance servers, database management systems, and CAD tools. These applications benefit from both 64-bit addresses and an increased number of registers. The small number of registers available in the legacy x86 architecture limits performance in computation-intensive applications. Increasing the number of registers provides a performance boost to many such applications.



AMD64: General



AMD64 Technology

Rev. 3.23—October 2020

1.1.1 AMD64 Features

The AMD64 architecture includes these features:

- Register Extensions (see Figure 1-1 on page 2):
 - 8 additional general-purpose registers (GPRs).
 - All 16 GPRs are 64 bits wide.
 - 8 additional YMM/XMM registers.
 - Uniform byte-register addressing for all GPRs.
 - An instruction prefix (REX) accesses the extended registers.
- Long Mode (see Table 1-1 on page 2):
 - Up to 64 bits of virtual address.
 - 64-bit instruction pointer (RIP).
 - Instruction-pointer-relative data-addressing mode.
 - Flat address space.



1D64: 32-Bit Registers



AMD64 Technology

Rev. 3.23—October 2020 — Telescoping

register		high	low		
encoding		8-bit	8-bit	16-bit	32-bit
0		AH (4)	AL	AX	EAX
3		BH (7)	BL	ВХ	EBX
1		CH (5)	CL	СХ	ECX
2		DH (6)	DL	DX	EDX
6		S	I	SI	ESI
7		D	I	DI	EDI
5		ВР		ВР	EBP
4		SP		SP	ESP
	31 16	15	0		
		FLAGS		FLAGS	EFLAGS

31

IP

IP

EIP



MAMID64: 64-Bit Registers



Rev. 3.23—October 2020 — Telescoping

	AMD64 Technology	rerescoping in the
	63 32 31	16 15 8 7 0
	Gray areas are not modified in 64-bit mode.	AH* AL
		AX
0	0	EAX
	RAX	
	1077	BH* BL
		BX
3	0	EBX
		LDA
	RBX	CII*
		CH* CL
1		CX
	0	ECX
	RCX	
		DH* DL
2		DX
2	0	EDX
	RDX	
		SIL**
6		SI
	0	ESI
	RSI	
		DIL**
7		DI
	0	EDI
	RDI	LDI
	KDI	




1D64: 64-Bit Registers



AMD64 Technology Rev. 3.23—October 2020 ———

Telescoping | F

RAX +8






Little Endian Data




Rev. 3.23—October 2020

AMD64 Technology

Quadword in Memory





63



88

B8

48

02h

01h

MD64: PC=IP Register






Figure 2-6. Example of 10-Byte Instruction in Memory

00h ← Low (least-significant)



Segment Registers



AMD64 Technology Rev. 3.23—October 2020

Legacy Mode and Compatibility Mode

64-Bit Mode

CS DS ES FS GS SS 15

CS (Attributes only) ignored ignored FS (Base only) GS (Base only) ignored 15 0

Figure 2-2. Segment Registers



Virtual Memory



Rev. 3.23—October 2020

AMD64 Technology




Figure 2-3. Long-Mode Memory Management



Virtual Memory



Rev. 3.23—October 2020

AMD64 Technology

64-Bit Mode (Flat Segmentation Model)




Figure 2-1. Virtual-Memory Segmentation

MD64: Instr Syntax



AMD64 Technology Rev. 3.23—October 2020

3.3.1 Syntax

Each instruction has a *mnemonic syntax* used by assemblers to specify the operation and the operands to be used for source and destination (result) data. Figure 3-7 shows an example of the mnemonic syntax for a compare (CMP) instruction. In this example, the CMP mnemonic is followed by two operands, a 32-bit register or memory operand and an 8-bit immediate operand.




Figure 3-7. Mnemonic Syntax Example

AMD64: Data Sizes



AMD64 Technology Rev. 3.23—October 2020

3.2.5 Data Alignment

A data access is *aligned* if its address is a multiple of its operand size, in bytes. The following examples illustrate this definition:

- Byte accesses are always aligned. Bytes are the smallest addressable parts of memory.
- Word (two-byte) accesses are aligned if their address is a multiple of 2.
- Doubleword (four-byte) accesses are aligned if their address is a multiple of 4.
- Quadword (eight-byte) accesses are aligned if their address is a multiple of 8.

Most others

- Byte
- Halfword
- Word
- Doubleword

Java

- Byte
- Short
- Int
- Long





AMD64: Data Sizes



Rev. 3.23—October 2020

AMD64 Technology





AMD64: Data Types

AMD64 Technology Rev. 3.23—October 2020

The following data types are supported in the general-purpose programming environment:

- Signed (two's-complement) integers.
- Unsigned integers.
- BCD digits.
- Packed BCD digits.
- Strings, including bit strings.
- Untyped data objects.



AMD64: Data Types



AMD64 Technology Rev. 3.23—October 2020

The Architecture defines the following fundamental data types:

- Untyped data objects
 - bit
 - nibble (4 bits)
 - byte (8 bits)
 - word (16 bits)
 - doubleword (32 bits)
 - quadword (64 bits)
 - double quadword (octword) (128 bits)
 - double octword (256 bits)
- Unsigned integers
 - 8-bit (byte) unsigned integer
 - 16-bit (word) unsigned integer
 - 32-bit (doubleword) unsigned integer
 - 64-bit (quadword) unsigned integer
 - 128-bit (octword) unsigned integer

- Signed (two's-complement) integers
 - 8-bit (byte) signed integer
 - 16-bit (word) signed integer
 - 32-bit (doubleword) signed integer
 - 64-bit (quadword) signed integer
 - 128-bit (octword) signed integer
- Binary coded decimal (BCD) digits
- Floating-point data types
 - half-precision floating point (16 bits)
 - single-precision floating point (32 bits)
 - double-precision floating point (64 bits)

1D64: ALU Instructions



AMD64 Technology Rev. 3.23—October 2020

Multiply and Divide

- MUL—Multiply Unsigned
- IMUL—Signed Multiply
- DIV—Unsigned Divide
- IDIV—Signed Divide



AMD64: Modes



Rev. 3.23—October 2020 ——

AMD64 Technology

Table 1-1. Operating Modes

Operating Mode		Operating System Required	Application Recompile Required	Defaults			Typical
				Address Size (bits)	Operand Size (bits)	Register Extensions	GPR Width (bits)
Long Mode	64-Bit Mode	- 64-bit OS	yes	64	32	yes	64
	Compatibility Mode		no	32		no	32
				16	16		16
Legacy Mode	Protected Mode	Legacy 32-bit OS Legacy 16-bit OS	no	32	32	no	32
				16	16		
	Virtual-8086 Mode			16	16		16
	Real Mode						

1D64: FPU Instructions



AMD64 Technology Rev. 3.23—October 2020

SSE

1.1.5 Floating-Point Instructions

- MMX
- Legacy

The AMD64 architecture provides three floating-point instruction subsets, using three distinct register sets:

- SSE instructions support 32-bit single-precision and 64-bit double-precision floating-point operations, in addition to integer operations. Operations on both vector data and scalar data are supported, with a dedicated floating-point exception-reporting mechanism. These floating-point operations comply with the IEEE-754 standard.
- MMX Instructions support single-precision floating-point operations. Operations on both vector data and scalar data are supported, but these instructions do not support floating-point exception reporting.
- x87 Floating-Point Instructions support single-precision, double-precision, and 80-bit extended-precision floating-point operations. Only scalar data are supported, with a dedicated floating-point exception-reporting mechanism. The x87 floating-point instructions contain special instructions for performing trigonometric and logarithmic transcendental operations. The single-precision and double-precision floating-point operations comply with the IEEE-754 standard.

Maximum floating-point performance can be achieved using the 256-bit media instructions. One of

-AMD64: Move Data



AMD64 Technology Rev. 3.23—October 2020

3.3.2 Data Transfer

The data-transfer instructions copy data between registers and memory.

Move

- MOV—Move
- MOVBE—Move Big-Endian LE default
- MOVSX—Move with Sign-Extend
- MOVZX—Move with Zero-Extend
- MOVD—Move Doubleword or Quadword
- MOVNTI—Move Non-temporal Doubleword or Quadword

AMID64: LEA Instructions



AMD64 Technology Rev. 3.23—October 2020

3.3.5 Load Effective Address

LEA—Load Effective Address

LEA is related to MOV, which copies data from a memory location to a register, but LEA takes the address of the source operand, whereas MOV takes the contents of the memory location specified by the source operand. In the simplest cases, LEA can be replaced with MOV. For example:

lea eax, [ebx]

has the same effect as:




Figure 2-7. Complex Address Calculation (Protected Mode)



AMD64: Cond'l Move



Rev. 3.23—October 2020

AMD64 Technology

Mnemonic	Required Flag State	Description
CMOVAE CMOVNB CMOVNC	CF = 0	Conditional move if above or equal Conditional move if not below Conditional move if not carry
CMOVE CMOVZ	ZF = 1	Conditional move if equal Conditional move if zero
CMOVNE CMOVNZ	ZF = 0	Conditional move if not equal Conditional move if not zero
CMOVBE CMOVNA	CF = 1 or ZF = 1	Conditional move if below or equal Conditional move if not above
CMOVA CMOVNBE	CF = 0 and ZF = 0	Conditional move if not below or equal Conditional move if not below or equal
CMOVS	SF = 1	Conditional move if sign
CMOVNS	SF = 0	Conditional move if not sign
CMOVP CMOVPE	PF = 1	Conditional move if parity Conditional move if parity even
CMOVNP CMOVPO	PF = 0	Conditional move if not parity Conditional move if parity odd
··	l	2 11/1 1 12 1

MD64: Cond'l Move



AMD64 Technology Rev. 3.23—October 2020 —

In assembly languages, the conditional move instructions correspond to small conditional statements like:

IF
$$a = b$$
 THEN $x = y$

CMOV*cc* instructions can replace two instructions—a conditional jump and a move. For example, to perform a high-level statement like:

IF
$$ECX = 5$$
 THEN $EAX = EBX$

without a CMOVcc instruction, the code would look like:

```
cmp ecx, 5; test if ecx equals 5
```

jnz Continue; test condition and skip if not met

mov eax, ebx; move

Continue: : continuation

but with a CMOVcc instruction, the code would look like:

cmp ecx, 5; test if ecx equals to 5 cmovz eax, ebx; test condition and move

Replacing conditional jumps with conditional moves also has the advantage that it can avoid branch-prediction penalties that may be caused by conditional jumps.

AMD64: Stack Instructions



Rev. 3.23—October 2020 AMD64 Technology

Stack Operations

- POP—Pop Stack
- POPA—Pop All to GPR Words
- POPAD—Pop All to GPR Doublewords
- PUSH—Push onto Stack
- PUSHA—Push All GPR Words onto Stack
- PUSHAD—Push All GPR Doublewords onto Stack
- ENTER—Create Procedure Stack Frame
- LEAVE—Delete Procedure Stack Frame

MD64: Conditionals



AMD64 Technology Rev. 3.23—October 2020

IF A = B THEN GOTO Far Label

> Jump vs Branch

where FarLabel is located in another code segment, use the opposite condition jump before the unconditional far jump. For example:

```
compare cmp A, B ; compare operands
jne NextInstr ; continue program if not equal
skip jmp far ptr WhenNE ; far jump if operands are equal
NextInstr: ; continue program
```

Loop

• LOOP*cc*—Loop if *condition*

The LOOPcc instructions include LOOPE, LOOPNE, LOOPNZ, and LOOPZ.

Call

CALL—Procedure Call



AMD64: Flags



Rev. 3.23—October 2020 =

AMD64 Technology




Figure 3-5. rFLAGS Register—Flags Visible to Application Software

1064: Flag Instructions



AMD64 Technology Rev. 3.23—October 2020

Set and Clear Flags

- CLC—Clear Carry Flag
- CMC—Complement Carry Flag
- STC—Set Carry Flag
- CLD—Clear Direction Flag
- STD—Set Direction Flag
- CLI—Clear Interrupt Flag
- STI—Set Interrupt Flag



→MD64: Instructions



AMD64 Technology Rev. 3.23—October 2020

MIPS: syscall

3.3.19 System Calls

ARM: SWI/SVC

System Call and Return

- SYSENTER—System Call
- SYSEXIT—System Return
- SYSCALL—Fast System Call
- SYSRET—Fast System Return

MD64: Int Instructions



AMD64 Technology Rev. 3.23—October 2020

Interrupts and Exceptions

- INT—Interrupt to Vector Number
- INTO—Interrupt to Overflow Vector
- IRET—Interrupt Return Word
- IRETD—Interrupt Return Doubleword
- IRETQ—Interrupt Return Quadword



AM/ID64: Int Instructions



AMD64 Technology Rev. 3.23—October 2020

Endian Conversion

Little $\leftarrow \rightarrow$ Big

BSWAP—Byte Swap




Figure 3-8. BSWAP Doubleword Exchange



AMID64: I/O Instructions



AMD64 Technology Rev. 3.23—October 2020

General I/O

- IN—Input from Port
- OUT—Output to Port

- > I/O may also be MMIO
 - use MOV

String I/O

- INS—Input String
- INSB—Input String Byte
- INSW—Input String Word
- INSD—Input String Doubleword
- OUTS—Output String



MMM/MD64: Privilege Levels






Figure 3-9. Privilege-Level Relationships